Abstract---
IEEE802.16e etc. The LDPC codes are block codes constructed using very sparse parity check matrix(H). LDPC codes are called as regular if the row weight and column weight of parity matrix is fixed in all rows and all the column of the check matrix otherwise they are called as irregular codes. Parity check matrix is also represented by Tanner graph as shown in figure1. Most of the results from the literature shows irregular codes perform better than regular codes with more hardware decoder implementation issues [4] .The parity check matrix H can be implemented using random construction, semi-random construction and also structured construction. Here we have taken irregular and regular (10, 3, 5) , (10, 3, 6) parity check matrices with the above mentioned random construction. Parity check matrices generated are very sparse. Here the Mackay Neal construction method is used to construct LDPC codes by avoiding 4-cycle free code. The method used to generate the H with given code rate r , codeword length n and degree of row and column v and h as follows:
Algorithm 1: H matrix Construction [2] HMNConstruct(n,r,v,h) --required length,rate,degree III.
ENCODING OF LDPC CODES LDPC codes constructed using sparse parity check matrix of fixed row weight and column weight and then encoded then passed through AWGN channel. At the receiver side transmitted information can be decoded to get a original message digits. To encode LDPC codes different types of encoding methods are used as Gauss elimination method, LU factorization method , By using generator matrix c=u*G ,Approximation linear triangular method (ALT) and Greedy permutation method. Here LU factorization method is used as shown in below algorithm 2. 
step3: By putting x value in above equation in above equation (2) then simplifying it * + * = 0 (3) = −1 * * (4) Thus above matrix 'A' can be written by A=L*U, where 'L'is lower triangular matrix and 'U' is upper triangular matrix. Substituting above formula in(4) we get
IV. DECODING METHODS OF LDPC CODES
LDPC codes are decoded using message passing algorithm as message is passed between check nodes to variable nodes and vice versa and it is iterative method. There are two types of decoding method they are hard decision and soft decision message passing. All algorithms consisting of 3decoding steps: initialization, horizontal step updating and vertical step updating. In the initialization phase the received channel messages are collected and are initialized to all the variable nodes. In horizontal step updating the received message from variable nodes at the check nodes are computed and updated message sent back to the vertical nodes. In vertical step updated message from horizontal nodes is computed at vertical nodes and syndrome calculation (mH T =0) then process terminates if not process will continue till syndrome is equals to zero or for fixed number of iterations.
A. Hard Decision Technique
The bit-flipping decoding is a hard-decision type of message-passing used in LDPC decoding. It uses binary information in the form of 0 1nd 1 of the channel considered this information is available at the receiver. This received information is initialized to the bit nodes in the initial phase. In the check node update phase all the bit nodes sends binary message declaring if it is a one or a zero. All check nodes update the information by XO Ring received information and sends back the same message to the connected bit nodes. At the bit node update phase all the bit nodes verifies that ,if the majority of the messages received by a bit node are different from its received value the bit node changes (flips) its current value. This process is repeated until all of the parity-check equations are satisfied at the bit node.
B. Soft Decision Algorithms
Soft decision algorithms accept the probability of each received bit as input message. The input bit probabilities are called the a priori probabilities for the received bits as they were known in advance before running the LDPC decoder. The bit probabilities returned by the decoder are called the a posteriori probabilities.
a) Sum Product Algorithm
The sum-product decoding works in a similar manner as that of bit flipping but received information here is probability value. Here also there are initial, check node phase and variable node phase steps are also there and the procedure is explained with following steps.
Algorithm 2: Sum Product Decoding
Step1: Initialization step A priori information L n =r n Bit to check node initial message F m,n = L n Step2: Horizontal Step: Check node processing
Step3: Vertical step: Variable node processing Let variable node posterior information is: 
b) Min Sum Algorithm
The min sum decoder further modifies sum product decoding by multiplying the optimization factor (α) [7] to both horizontal and vertical step updation process. The main use of optimization factor (α) is, at particular value it will decreases the bit error rate makes increase in performance of the decoder. But one disadvantage of this decoder is high complexity during the decoding of information received from channel. Generally we consider the 'α' value as below 0.8db,if we consider the value of 'α' beyond this limit we won't get any result because when we plot the graph for different values of 'α' with bit error rate, at 0.8 db curve suddenly increase its bit error rate causing the decreasing in decoder performance .
The BER [8] is a key parameter that is used to check the system that transmits the digital data from source to destination. Generally BER test can be used to check both wired and wireless communication performance. The parity check matrix H is generated randomly then the encoding of message bits is carried out using LU factorization technique as described in section II. The codeword generated and tested for the parity check equation then the signal will be passed to the BPSK modulator and passed through AWGN (additive white Gaussian noise) channel for the transmission. At the receiver end, the corrupted data is detected and the decoder is designed for the following parameter: H matrix size , Number of iteration, Noise parameter and Modulated signal. In this paper we have used both hard and soft decision decoding algorithms as discussed in section III are used to decode the original information. The MATLAB coding is used to study the performance of different decoding algorithms. The BER performance of all the decoder is obtained.
After verifying the performance of different decoders the architecture involved to carry out the encoding and decoding computation is understood by writing HDL code. For the encoder design, VHDL code is written considering the same parity check matrix as described in section II, which is converted into systematic generator matrix by row and column transformation, then codeword are generated using the equation 
VI. RESULTS AND DISCUSSIONS
The binary LDPC codes are designed according to the following specification as table 1 We have taken the H matrix size of 4x8, and generated the random message for encoding and added the noise, transmitted through AWGN channel. At the receiver decoding methods are used then the MATLAB simulation results we got MATLAB GUI results of the same are as In this paper, the simulation performance of different decoding and encoding for LDPC codes is carried out using MATLAB and VHDL implementation. The encoder and hard decision decoder is implemented on Spartan 3E FPGA board. The soft decision Algorithms has good error performance as compared to hard decision algorithms. Further we will try to improve implementation complexity and performance of the encoder and decoders of LDPC codes.
